


F I G. 6



F I G. 7






FIG. 8



,)

FIG. 9






FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15





FIG. 16






FIG. 18




FIG. 19




FIG. 20




FIG. 21





FIG. 22



F I G. 23A ALL MEMORY BLOCKS ACCELERATED AT A TIME 40
VPP
RACTφbi-→ BLEQi 41 TE-FIG. 23B **BL ACCELERATION TEST** TE NON-SELECTED BLEQi 7/////// SELECTED/ **RACT** FIG. 24 42 43 COMMAND **ROW ACCESS CMD** ➤ RACT **DECODER** INSTRUCTION (TO ROW-RELATED **DETECTING** CIRCUIT) CIRCUIT FIG. 25A ZTE TE 45 47 φbi. RACT-46 → BLEQi DESIGNATED MEMORY-**BLOCK ACCELERATED** FIG. 25B TE RACT NON-SELECTED

∠NON-SELECTED

SÈLECTED

BLEQ i

FIG. 26 PRIOR ART




FIG. 27B FIG. 27A PRIOR ART PRIOR ART 2d Tox1 Toxm \ 2b 2c 3b 3с - 3a **LTR** DTR Low - Vth M - Vth Toxm > Tox1